Products

Welcome to Petrona

Design and simulate your custom subsystem in minutes

Categories

Tags

28 products

Backplanes
Backplanes / SpaceUM
VPX Ecosystem
Novo Space offers custom and off-the-shelf backplanes in single-string and dual-string topologies.
Novo's cross-strapped high-throughput backplanes are optimized for bandwidth and reliability.](/content/products/singlestring-backplane/index.html)

N02101AV: 2-slot SpaceVPX computer
Subsystems
High Performance
Low Power
Storage
VPX Ecosystem
The N02101AV is a 2 slots VPX computer. The computer supports two VPX boards without redundancy or two redundant boards in hot or cold backup configuration. There are different variants of this product hosting the different VPX SBCs developed by Novo Space. In all cases, the FMC slot is populated with the FMC Mass Memory module (MMU001SF) developed by Novo Space. The N02101AV leverages the E02101AV ruggedized chassis also developed by Novo Space.](/content/products/n02101av/index.html)

Exx002EV: VPX Chassis (2 to 12 slots)
Mechanical solutions
VPX Ecosystem
Versatile, ruggedized, conduction cooled enclosure for single and dual string (redundant) 3U VPX systems.](/content/products/exx001av/index.html)

POW001SV
SpaceVPX Boards
Power Units
VPX Ecosystem
Active
The POW001SV is a power module for SpaceVPX systems. This module provides isolated power across multiple voltage rails as described in the VITA 62.0 standard. External power can be supplied either from the backplane or a front-facing connector. Additional signals are present on the backplane connector for interfacing with the VPX subsystem and are also available for front-side connectivity.
Telemetry is available on the backplane via an I2C bus and can also be accessed through the front panel via RS-485 or CAN bus, as well as conditioned analog measurement signals.
Please contact us to discuss other variations in power configurations or I/O capabilities not mentioned in this datasheet.](/content/products/pow001sv/index.html)

NAND Memory Controller
IP Cores & Drivers
The NAND memory controller IP core is compliant with the ONFI standard working on asynchronous mode.
This core also supports error correction on the fly without any processor intervention.
Up to 8 memory chips can be accessed on the same bus with write speed of 100Mbps and read speeds of 120Mbps.
Support for Linux OS is already implemented and it is included with the IP core, allowing to use UBIFS and JFFS.
The design is already optimized and tested for all Novo Space's products including Microchip SmartFusion2® and Xilinx Zynq UltraScale+®.](/content/products/nand-memory-controller/index.html)

SpaceWire
IP Cores & Drivers
The SpaceWire IP core is compliant with the IEEE 1355 standard. It is capable of 100Mbps full duplex bitrate.
Support for FreeRTOS, RTEMS and Linux is available, a TCP/IP networking driver is provided for Linux.
This IP core comes in 2 different versions. The first one is presented to the processor as a peripheral (AXI/AHB), the second one is a "bare metal" implementation that can be connected to any HDL design without any processor involved or when maximum bitrate is needed.](/content/products/spacewire/index.html)

SBC002SV
SpaceVPX Boards
SBC
High Performance
VPX Ecosystem
Active
The SBC002SV is a high performance single board computer compatible with the Vita 78 SpaceVPX standard.
The main device is a Zynq Ultrascale+ with a 4 GBytes ECC protected DDR3 SDRAM.
A VITA 57.1 FMC connector allows to extend its capabilities with any compatible FMC board.
This is our ideal platform for implementing machine learning using TensorFlow and PyTorch directly on FPGA fabric without modification while keeping a low power consumption.](/content/products/sbc002sv/index.html)

SpaceFibre
IP Cores & Drivers
The SpaceFibre IP core supports up to 8 lanes. On the Microchip SmartFusion2 the bit rate is the maximum allowed by the device, 2Gpbs per lane (16 Gbps).
In the case of the Xilinx Zynq UltraScale+ this rate is 8Gbps per lane (64Gbps total).
This IP core comes in 3 different versions. The first one is presented to the processor as a peripheral (AXI/AHB), the second one is a "bare metal" implementation that can be connected to any HDL design without any processor involved or maximum bitrate is needed. The last one is a bus extensor MMAP custom implementation on top of SpaceFibre.
For the peripheral flavor, Linux support is available for transmitting raw frames or present it to the OS as a networking interface, supporting TCP/IP.](/content/products/spacefibre/index.html)